Accomplished Integrated Circuit Design Engineer with a proven track record at Fraunhofer Institute, specializing in mixed-signal design. Significantly enhanced AI accelerator designs through innovative engineering solutions and collaborative project execution.
Mixed-Signal Design: ADC, DAC, VCO, voltage references, LDO regulator, charge-pump, power supply, sense Amplifier, SRAM and ferroelectric memory bit-cell and array
Digital Circuit Design: Column and row decoder design, serial interface deign
PDK design: Abstract, LEF and timing lib
Cadence Skill and TCL programming
Mixed-signal DRC , PEX and LVS with different vendor IP
Spice modeling (in system verilog)
Certification in Machine learning and deep learning
Adaptability and Teamwork
Machine learning and deep learning
Circuit simulation using Spectre/Hspice/MMSIM, layout design, DRC, LVS and RC extraction, Post layout simulation,
RC and latch-up management, well proximity correction, power management. Design Compiler and Cadence Innovus for logic synthesis and PNR respectively
Machine learning and deep learning